About
License
Contribution guide
Release notes
Technical documentation
Installation
Simulation flow
FPGA build flow
Netlist builds
Module structure
Integration with hdl-registers
API reference
tsfpga package
tsfpga.examples package
tsfpga.tools package
tsfpga.vivado package
tsfpga
Index
Index
_
|
A
|
B
|
C
|
D
|
E
|
F
|
G
|
H
|
I
|
L
|
M
|
N
|
O
|
P
|
R
|
S
|
T
|
U
|
V
_
__init__() (tsfpga.build_project_list.BuildProjectBuildWrapper method)
(tsfpga.build_project_list.BuildProjectCreateWrapper method)
(tsfpga.build_project_list.BuildProjectList method)
(tsfpga.build_project_list.BuildProjectOpenWrapper method)
(tsfpga.build_project_list.ThreadSafeCollectArtifacts method)
(tsfpga.build_step_tcl_hook.BuildStepTclHook method)
(tsfpga.constraint.Constraint method)
(tsfpga.examples.simulation_utils.SimulationProject method)
(tsfpga.git_simulation_subset.GitSimulationSubset method)
(tsfpga.hdl_file.HdlFile method)
(tsfpga.ip_core_file.IpCoreFile method)
(tsfpga.module.BaseModule method)
(tsfpga.module_documentation.ModuleDocumentation method)
(tsfpga.module_list.ModuleList method)
(tsfpga.tools.sphinx_doc.Release method)
(tsfpga.tools.version_number_handler.VersionNumberHandler method)
(tsfpga.vhdl_file_documentation.VhdlFileDocumentation method)
(tsfpga.vivado.build_result.BuildResult method)
(tsfpga.vivado.build_result_checker.BuildResultChecker method)
(tsfpga.vivado.build_result_checker.Limit method)
(tsfpga.vivado.generics.BitVectorGenericValue method)
(tsfpga.vivado.generics.StringGenericValue method)
(tsfpga.vivado.ip_cores.VivadoIpCores method)
(tsfpga.vivado.project.VivadoIpCoreProject method)
(tsfpga.vivado.project.VivadoNetlistProject method)
(tsfpga.vivado.project.VivadoProject method)
(tsfpga.vivado.simlib_commercial.VivadoSimlibCommercial method)
(tsfpga.vivado.simlib_common.VivadoSimlibCommon method)
(tsfpga.vivado.simlib_ghdl.VivadoSimlibGhdl method)
(tsfpga.vivado.tcl.VivadoTcl method)
A
add_modules() (tsfpga.examples.simulation_utils.SimulationProject method)
add_result() (tsfpga.build_project_list.BuildReport method)
add_to_vunit_project() (tsfpga.vivado.simlib_common.VivadoSimlibCommon method)
add_vivado_ip_cores() (tsfpga.examples.simulation_utils.SimulationProject method)
add_vivado_simlib() (tsfpga.examples.simulation_utils.SimulationProject method)
add_vunit_config() (tsfpga.module.BaseModule method)
append() (tsfpga.module_list.ModuleList method)
arguments() (in module tsfpga.examples.build_fpga_utils)
artifact_name (tsfpga.vivado.simlib_common.VivadoSimlibCommon property)
B
BaseModule (class in tsfpga.module)
BitVectorGenericValue (class in tsfpga.vivado.generics)
build() (tsfpga.build_project_list.BuildProjectList method)
(tsfpga.vivado.project.VivadoIpCoreProject method)
(tsfpga.vivado.project.VivadoNetlistProject method)
(tsfpga.vivado.project.VivadoProject method)
(tsfpga.vivado.tcl.VivadoTcl method)
build_result_report_length (tsfpga.build_project_list.BuildProjectBuildWrapper property)
build_sphinx() (in module tsfpga.tools.sphinx_doc)
BuildProjectBuildWrapper (class in tsfpga.build_project_list)
BuildProjectCreateWrapper (class in tsfpga.build_project_list)
BuildProjectList (class in tsfpga.build_project_list)
BuildProjectOpenWrapper (class in tsfpga.build_project_list)
BuildReport (class in tsfpga.build_project_list)
BuildResult (class in tsfpga.build_project_list)
(class in tsfpga.vivado.build_result)
BuildResultChecker (class in tsfpga.vivado.build_result_checker)
BuildRunner (class in tsfpga.build_project_list)
BuildStepTclHook (class in tsfpga.build_step_tcl_hook)
bump_to_prelease() (tsfpga.tools.version_number_handler.VersionNumberHandler method)
C
check() (tsfpga.vivado.build_result_checker.BuildResultChecker method)
(tsfpga.vivado.build_result_checker.DspBlocks method)
(tsfpga.vivado.build_result_checker.EqualTo method)
(tsfpga.vivado.build_result_checker.GreaterThan method)
(tsfpga.vivado.build_result_checker.LessThan method)
(tsfpga.vivado.build_result_checker.Limit method)
(tsfpga.vivado.build_result_checker.MaximumLogicLevel method)
(tsfpga.vivado.build_result_checker.Ramb method)
(tsfpga.vivado.build_result_checker.SizeChecker method)
check_that_svn_commands_are_available() (in module tsfpga.svn_utils)
collect_artifacts() (in module tsfpga.examples.build_fpga)
(tsfpga.build_project_list.ThreadSafeCollectArtifacts method)
commit_and_tag_release() (in module tsfpga.tools.version_number_handler)
compile() (tsfpga.vivado.simlib_common.VivadoSimlibCommon method)
compile_if_needed() (tsfpga.vivado.simlib_common.VivadoSimlibCommon method)
compile_is_needed (tsfpga.vivado.simlib_common.VivadoSimlibCommon property)
compile_order_file (tsfpga.vivado.ip_cores.VivadoIpCores property)
Constraint (class in tsfpga.constraint)
copy() (tsfpga.module_list.ModuleList method)
copy_and_combine_dicts() (in module tsfpga.vivado.project)
create() (tsfpga.build_project_list.BuildProjectList method)
(tsfpga.vivado.project.VivadoProject method)
(tsfpga.vivado.tcl.VivadoTcl method)
create_axi_lite_wrapper (tsfpga.module.BaseModule attribute)
create_configuration() (in module tsfpga.create_vhdl_ls_config)
create_directory() (in module tsfpga.system_utils)
create_file() (in module tsfpga.system_utils)
create_ghdl_ls_configuration() (in module tsfpga.create_ghdl_ls_config)
create_record_package (tsfpga.module.BaseModule attribute)
create_register_package (tsfpga.module.BaseModule attribute)
create_register_simulation_files() (tsfpga.module.BaseModule method)
create_register_synthesis_files() (tsfpga.module.BaseModule method)
create_rst_document() (tsfpga.module_documentation.ModuleDocumentation method)
create_simulation_check_package (tsfpga.module.BaseModule attribute)
create_simulation_read_write_package (tsfpga.module.BaseModule attribute)
create_simulation_wait_until_package (tsfpga.module.BaseModule attribute)
create_unless_exists() (tsfpga.build_project_list.BuildProjectList method)
create_vhdl_ls_configuration() (in module tsfpga.examples.simulation_utils)
create_vivado_project() (tsfpga.vivado.ip_cores.VivadoIpCores method)
create_vivado_project_if_needed() (tsfpga.vivado.ip_cores.VivadoIpCores method)
D
delete() (in module tsfpga.system_utils)
DspBlocks (class in tsfpga.vivado.build_result_checker)
E
EqualTo (class in tsfpga.vivado.build_result_checker)
F
Ffs (class in tsfpga.vivado.build_result_checker)
file_endings (tsfpga.hdl_file.HdlFile attribute)
file_endings_mapping (tsfpga.hdl_file.HdlFile attribute)
file_is_in_directory() (in module tsfpga.system_utils)
find_git_files() (in module tsfpga.git_utils)
find_git_test_filter() (in module tsfpga.examples.simulation_utils)
find_subset() (tsfpga.git_simulation_subset.GitSimulationSubset method)
find_svn_files() (in module tsfpga.svn_utils)
from_archive() (tsfpga.vivado.simlib_common.VivadoSimlibCommon method)
G
generate_documentation() (in module tsfpga.examples.build_module_documentation)
generate_register_artifacts() (in module tsfpga.examples.build_fpga_utils)
generate_release_notes() (in module tsfpga.tools.sphinx_doc)
get() (tsfpga.module_list.ModuleList method)
get_arguments_cli() (in module tsfpga.examples.simulation_utils)
get_build_project_output_path() (tsfpga.build_project_list.BuildProjectList static method)
get_build_projects() (tsfpga.module.BaseModule method)
get_default_registers() (in module tsfpga.examples.example_env)
get_documentation_files() (tsfpga.module.BaseModule method)
get_git_commit() (in module tsfpga.git_utils)
get_git_date_from_tag() (tsfpga.tools.sphinx_doc.Release static method)
get_git_sha() (in module tsfpga.git_utils)
get_git_sha_slv() (in module tsfpga.vivado.common)
get_hdl_modules() (in module tsfpga.examples.example_env)
get_header_rst() (tsfpga.vhdl_file_documentation.VhdlFileDocumentation method)
get_ip_core_files() (tsfpga.module.BaseModule method)
get_maximum_logic_level() (tsfpga.vivado.logic_level_distribution_parser.LogicLevelDistributionParser static method)
get_module() (in module tsfpga.module)
get_modules() (in module tsfpga.module)
get_overview_rst() (tsfpga.module_documentation.ModuleDocumentation method)
get_readme_rst() (in module tsfpga.about)
get_register_rst() (tsfpga.module_documentation.ModuleDocumentation method)
get_rst_document() (tsfpga.module_documentation.ModuleDocumentation method)
get_scoped_constraints() (tsfpga.module.BaseModule method)
get_short_slogan() (in module tsfpga.about)
get_short_str() (tsfpga.build_project_list.BuildProjectList method)
get_simulation_files() (tsfpga.module.BaseModule method)
get_size() (tsfpga.vivado.hierarchical_utilization_parser.HierarchicalUtilizationParser static method)
get_submodule_rst() (tsfpga.module_documentation.ModuleDocumentation method)
get_svn_revision() (in module tsfpga.svn_utils)
get_svn_revision_information() (in module tsfpga.svn_utils)
get_symbolator_component() (tsfpga.vhdl_file_documentation.VhdlFileDocumentation method)
get_synthesis_files() (tsfpga.module.BaseModule method)
get_table() (tsfpga.vivado.logic_level_distribution_parser.LogicLevelDistributionParser static method)
get_tsfpga_example_modules() (in module tsfpga.examples.example_env)
get_vivado_path() (in module tsfpga.vivado.common)
get_vivado_tcl_generic_value() (in module tsfpga.vivado.generics)
get_vivado_version() (in module tsfpga.vivado.common)
git_commands_are_available() (in module tsfpga.git_utils)
git_local_changes_present() (in module tsfpga.git_utils)
GitSimulationSubset (class in tsfpga.git_simulation_subset)
GreaterThan (class in tsfpga.vivado.build_result_checker)
H
HdlFile (class in tsfpga.hdl_file)
HdlFile.Type (class in tsfpga.hdl_file)
HierarchicalUtilizationParser (class in tsfpga.vivado.hierarchical_utilization_parser)
I
implementation_size (tsfpga.vivado.build_result.BuildResult attribute)
init() (tsfpga.vivado.simlib.VivadoSimlib static method)
ip_cores_only (tsfpga.vivado.project.VivadoIpCoreProject attribute)
IpCoreFile (class in tsfpga.ip_core_file)
L
length (tsfpga.vivado.generics.BitVectorGenericValue property)
LessThan (class in tsfpga.vivado.build_result_checker)
library_names (tsfpga.vivado.simlib_commercial.VivadoSimlibCommercial attribute)
(tsfpga.vivado.simlib_common.VivadoSimlibCommon attribute)
(tsfpga.vivado.simlib_ghdl.VivadoSimlibGhdl attribute)
Limit (class in tsfpga.vivado.build_result_checker)
load_python_module() (in module tsfpga.system_utils)
logic_level_distribution (tsfpga.vivado.build_result.BuildResult attribute)
LogicLevelDistributionParser (class in tsfpga.vivado.logic_level_distribution_parser)
LogicLuts (class in tsfpga.vivado.build_result_checker)
LutRams (class in tsfpga.vivado.build_result_checker)
M
main() (in module tsfpga.examples.build_fpga)
(in module tsfpga.examples.build_module_documentation)
(in module tsfpga.examples.simulate)
make_commit() (in module tsfpga.tools.version_number_handler)
maximum_logic_level (tsfpga.vivado.build_result.BuildResult property)
MaximumLogicLevel (class in tsfpga.vivado.build_result_checker)
module
tsfpga
tsfpga.about
tsfpga.build_project_list
tsfpga.build_step_tcl_hook
tsfpga.constraint
tsfpga.create_ghdl_ls_config
tsfpga.create_vhdl_ls_config
tsfpga.examples
tsfpga.examples.build_fpga
tsfpga.examples.build_fpga_utils
tsfpga.examples.build_module_documentation
tsfpga.examples.conf
tsfpga.examples.example_env
tsfpga.examples.example_pythonpath
tsfpga.examples.simulate
tsfpga.examples.simulation_utils
tsfpga.examples.vivado
tsfpga.examples.vivado.project
tsfpga.git_simulation_subset
tsfpga.git_utils
tsfpga.hdl_file
tsfpga.ip_core_file
tsfpga.math_utils
tsfpga.module
tsfpga.module_documentation
tsfpga.module_list
tsfpga.svn_utils
tsfpga.system_utils
tsfpga.tools
tsfpga.tools.sphinx_doc
tsfpga.tools.version_number_handler
tsfpga.vhdl_file_documentation
tsfpga.vivado
tsfpga.vivado.build_result
tsfpga.vivado.build_result_checker
tsfpga.vivado.common
tsfpga.vivado.generics
tsfpga.vivado.hierarchical_utilization_parser
tsfpga.vivado.ip_cores
tsfpga.vivado.logic_level_distribution_parser
tsfpga.vivado.project
tsfpga.vivado.simlib
tsfpga.vivado.simlib_commercial
tsfpga.vivado.simlib_common
tsfpga.vivado.simlib_ghdl
tsfpga.vivado.tcl
ModuleDocumentation (class in tsfpga.module_documentation)
ModuleList (class in tsfpga.module_list)
N
name (tsfpga.ip_core_file.IpCoreFile property)
(tsfpga.vivado.build_result.BuildResult attribute)
(tsfpga.vivado.build_result_checker.DspBlocks attribute)
(tsfpga.vivado.build_result_checker.Ffs attribute)
(tsfpga.vivado.build_result_checker.LogicLuts attribute)
(tsfpga.vivado.build_result_checker.LutRams attribute)
(tsfpga.vivado.build_result_checker.MaximumLogicLevel attribute)
(tsfpga.vivado.build_result_checker.Ramb attribute)
(tsfpga.vivado.build_result_checker.Ramb18 attribute)
(tsfpga.vivado.build_result_checker.Ramb36 attribute)
(tsfpga.vivado.build_result_checker.SizeChecker attribute)
(tsfpga.vivado.build_result_checker.Srls attribute)
(tsfpga.vivado.build_result_checker.TotalLuts attribute)
(tsfpga.vivado.build_result_checker.Uram attribute)
NoVcsDiffTestsFound
O
open() (tsfpga.build_project_list.BuildProjectList method)
(tsfpga.vivado.project.VivadoProject method)
P
path (tsfpga.hdl_file.HdlFile property)
path_relative_to() (in module tsfpga.system_utils)
post_build() (tsfpga.vivado.project.VivadoProject method)
pre_build() (tsfpga.module.BaseModule method)
(tsfpga.vivado.project.VivadoProject method)
pre_create() (tsfpga.examples.vivado.project.TsfpgaExampleVivadoNetlistProject method)
(tsfpga.examples.vivado.project.TsfpgaExampleVivadoProject method)
(tsfpga.vivado.project.VivadoProject method)
print_latest_status() (tsfpga.build_project_list.BuildReport method)
print_status() (tsfpga.build_project_list.BuildResult method)
project_file() (tsfpga.vivado.project.VivadoProject method)
project_name (tsfpga.vivado.ip_cores.VivadoIpCores attribute)
R
Ramb (class in tsfpga.vivado.build_result_checker)
Ramb18 (class in tsfpga.vivado.build_result_checker)
Ramb36 (class in tsfpga.vivado.build_result_checker)
read_file() (in module tsfpga.system_utils)
read_last_lines_of_file() (in module tsfpga.system_utils)
register_data_file (tsfpga.module.BaseModule property)
register_simulation_folder (tsfpga.module.BaseModule property)
register_synthesis_folder (tsfpga.module.BaseModule property)
registers (tsfpga.module.BaseModule property)
registers_hook() (tsfpga.module.BaseModule method)
Release (class in tsfpga.tools.sphinx_doc)
report() (tsfpga.vivado.build_result.BuildResult method)
report_length_lines (tsfpga.build_project_list.BuildResult attribute)
run() (tsfpga.build_project_list.BuildProjectBuildWrapper method)
(tsfpga.build_project_list.BuildProjectCreateWrapper method)
(tsfpga.build_project_list.BuildProjectOpenWrapper method)
run_command() (in module tsfpga.system_utils)
run_vivado_gui() (in module tsfpga.vivado.common)
run_vivado_tcl() (in module tsfpga.vivado.common)
S
set_report_length() (tsfpga.build_project_list.BuildReport method)
(tsfpga.build_project_list.BuildResult method)
setup_and_run() (in module tsfpga.examples.build_fpga_utils)
setup_vunit() (tsfpga.module.BaseModule method)
sim_folders (tsfpga.module.BaseModule property)
SimulationProject (class in tsfpga.examples.simulation_utils)
size_summary() (tsfpga.vivado.build_result.BuildResult method)
SizeChecker (class in tsfpga.vivado.build_result_checker)
Srls (class in tsfpga.vivado.build_result_checker)
step_is_synth (tsfpga.build_step_tcl_hook.BuildStepTclHook property)
StringGenericValue (class in tsfpga.vivado.generics)
success (tsfpga.vivado.build_result.BuildResult attribute)
svn_commands_are_available() (in module tsfpga.svn_utils)
svn_local_changes_are_present() (in module tsfpga.svn_utils)
synthesis_folders (tsfpga.module.BaseModule property)
synthesis_size (tsfpga.vivado.build_result.BuildResult attribute)
system_is_windows() (in module tsfpga.system_utils)
SYSTEMVERILOG_HEADER (tsfpga.hdl_file.HdlFile.Type attribute)
SYSTEMVERILOG_SOURCE (tsfpga.hdl_file.HdlFile.Type attribute)
T
test_case_name() (tsfpga.module.BaseModule static method)
test_folders (tsfpga.module.BaseModule property)
ThreadSafeCollectArtifacts (class in tsfpga.build_project_list)
to_archive() (tsfpga.vivado.simlib_common.VivadoSimlibCommon method)
to_binary_nibble_string() (in module tsfpga.math_utils)
to_binary_string() (in module tsfpga.math_utils)
to_hex_byte_string() (in module tsfpga.math_utils)
to_hex_string() (in module tsfpga.math_utils)
to_tcl_path() (in module tsfpga.vivado.common)
TotalLuts (class in tsfpga.vivado.build_result_checker)
tsfpga
module
tsfpga.about
module
tsfpga.build_project_list
module
tsfpga.build_step_tcl_hook
module
tsfpga.constraint
module
tsfpga.create_ghdl_ls_config
module
tsfpga.create_vhdl_ls_config
module
tsfpga.examples
module
tsfpga.examples.build_fpga
module
tsfpga.examples.build_fpga_utils
module
tsfpga.examples.build_module_documentation
module
tsfpga.examples.conf
module
tsfpga.examples.example_env
module
tsfpga.examples.example_pythonpath
module
tsfpga.examples.simulate
module
tsfpga.examples.simulation_utils
module
tsfpga.examples.vivado
module
tsfpga.examples.vivado.project
module
tsfpga.git_simulation_subset
module
tsfpga.git_utils
module
tsfpga.hdl_file
module
tsfpga.ip_core_file
module
tsfpga.math_utils
module
tsfpga.module
module
tsfpga.module_documentation
module
tsfpga.module_list
module
tsfpga.svn_utils
module
tsfpga.system_utils
module
tsfpga.tools
module
tsfpga.tools.sphinx_doc
module
tsfpga.tools.version_number_handler
module
tsfpga.vhdl_file_documentation
module
tsfpga.vivado
module
tsfpga.vivado.build_result
module
tsfpga.vivado.build_result_checker
module
tsfpga.vivado.common
module
tsfpga.vivado.generics
module
tsfpga.vivado.hierarchical_utilization_parser
module
tsfpga.vivado.ip_cores
module
tsfpga.vivado.logic_level_distribution_parser
module
tsfpga.vivado.project
module
tsfpga.vivado.simlib
module
tsfpga.vivado.simlib_commercial
module
tsfpga.vivado.simlib_common
module
tsfpga.vivado.simlib_ghdl
module
tsfpga.vivado.tcl
module
TsfpgaExampleVivadoNetlistProject (class in tsfpga.examples.vivado.project)
TsfpgaExampleVivadoProject (class in tsfpga.examples.vivado.project)
type (tsfpga.hdl_file.HdlFile property)
U
update() (tsfpga.tools.version_number_handler.VersionNumberHandler method)
Uram (class in tsfpga.vivado.build_result_checker)
V
validate_scoped_entity() (tsfpga.constraint.Constraint method)
verify_new_version_number() (in module tsfpga.tools.version_number_handler)
VERILOG_HEADER (tsfpga.hdl_file.HdlFile.Type attribute)
VERILOG_SOURCE (tsfpga.hdl_file.HdlFile.Type attribute)
VersionNumberHandler (class in tsfpga.tools.version_number_handler)
VHDL (tsfpga.hdl_file.HdlFile.Type attribute)
VhdlFileDocumentation (class in tsfpga.vhdl_file_documentation)
vivado_project_file (tsfpga.vivado.ip_cores.VivadoIpCores property)
VivadoIpCoreProject (class in tsfpga.vivado.project)
VivadoIpCores (class in tsfpga.vivado.ip_cores)
VivadoNetlistProject (class in tsfpga.vivado.project)
VivadoProject (class in tsfpga.vivado.project)
VivadoSimlib (class in tsfpga.vivado.simlib)
VivadoSimlibCommercial (class in tsfpga.vivado.simlib_commercial)
VivadoSimlibCommon (class in tsfpga.vivado.simlib_common)
VivadoSimlibGhdl (class in tsfpga.vivado.simlib_ghdl)
VivadoTcl (class in tsfpga.vivado.tcl)